The ChipList, by Adrian Offerman; The Processor Portal

Processor Selector

Tree: collapse / expand
View: show / edit

bookmark bookmark site
bookmark permalink

0.6.2  Intel Core 2 Extreme X9xxx series mobile processor (Penryn XE)


Model name: Core 2 Duo X9xxx series.
Code name: Penryn XE.
Supplier: Intel.
Component class: CPU.


Generation: Core 2.


Dual-core technology.

64 bit technology: EM64T.

Multimedia instruction sets: MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1


L1 cache: (2x) 32 kbyte instruction cache, 32 kbyte data cache (Harvard architecture).
Shared L2 cache: 6 Mbyte.


100-266 MHz QDR bus (Dynamic Front-Side Bus Frequency Switching).

Memory protection: XD bit.

Protected program execution environment: Trusted Execution Technology (TXT; LaGrande Technology, LT).

Virtualization Technology (VT, Vanderpool).


Dual-core technology.

Intel Dynamic Acceleration (IDA): while running extended serial code, one core can temporary run at a higher frequency while the other is turned off, so the total power dissipation stays within the operating limits.


Unlocked clock multiplier.

Power management

Power management: Enhanced Intel SpeedStep Technology (EIST).

Clock speed

Clock speed Model Multiplier Introduction Order part numbers
200/2800 MHz Intel Core 2 Extreme X9000 CPU 14 (unlocked) January 2008 OEM: FF80576ZG0726M
266/2066 MHz Intel Core 2 Extreme X9100 CPU 11.5 (unlocked) April 2008  


Voltage: (1.062-1.150 V).
Power dissipation: 44 W TDP.

Temperature: 0-100 °C.

Manufacturing process: 45 nm (P1266).

Number of transistors: 410 million.

Die size: 110 mm2.

Packaging: Socket P.

System management

Remote management: Intel Active Management (iAMT2).


Extended family Extended model Type Family Model Stepping Description
0x0 0x1 0x0 0x6 0x7 0x6 stepping M0

Step level


Step levels: M0.

S-Spec / Stepping code

Model Code Stepping
Intel Core 2 Extreme X9000 CPU SLAQJ M0
Intel Core 2 Extreme X9000 CPU SLAZ3 M0

Page viewed 34132 times since Sun 1 Mar 2009, 0:00.