The ChipList, by Adrian Offerman; The Processor Portal

new
Processor Selector

Platform:
Segment:
View: show / edit

bookmark bookmark site
bookmark permalink
Fri 4 May 2012, 19:00

Digital Logic Simulation with the Intel® TBB Flow Graph, Part 2: Building bigger components


Digital Logic Simulation with the Intel® TBB Flow Graph, Part 2: Building bigger components
In Part 1, I described how to put together a basic logic gate using the Intel® Threading Building Blocks flow graph nodes or_node and multifunction_node. In this blog, I will assume the basic logic gates and_gate, or_gate and xor_gate exist, and use them to construct a four-bit adder. To begin with, I’ll first construct a [...]
Filed under: Open SourceParallel ProgrammingSoftware Toolsflow graphIntel TBBTBBThreading Building Blocks
Also published by:

ChipList news channel Last Months News


ChipList developers news channel Last Months Developers News


Page viewed 387 times since Fri 4 May 2012, 19:42.