The ChipList, by Adrian Offerman; The Processor Portal

new
Processor Selector

Platform:
Segment:
View: show / edit

bookmark bookmark site
bookmark permalink

SSE3 Instruction Set Architecture (ISA) Extension

SSE3 instructions added with the Pentium 4 processors:

  • LDDQU
    Load Unaligned Integer 128 Bits

SSE3 Floating-Point (FP) instructions added with the Pentium 4 processors:

  • FISTTP
    Store Integer with Truncation

SSE3 SIMD Floating-Point (FP) instructions added with the Pentium 4 processors:

  • ADDSUBPD
    Packed Double-FP Add/Subtract
  • ADDSUBPS
    Packed Single-FP Add/Subtract
  • HADDPD
    Packed Double-FP Horizontal Add
  • HADDPS
    Packed Single-FP Horizontal Add
  • HSUBPD
    Packed Double-FP Horizontal Subtract
  • HSUBPS
    Packed Single-FP Horizontal Subtract
  • MOVDDUP
    Move One Double-FP and Duplicate
  • MOVSHDUP
    Move Packed Single-FP High and Duplicate
  • MOVSLDUP
    Move Packed Single-FP Low and Duplicate