The ChipList, by Adrian Offerman; The Processor Portal

new
Processor Selector

Platform:
Segment:
View: show / edit

bookmark bookmark site
bookmark permalink

SSE3 Instruction Set Architecture (ISA) Hyper-Threading (HTT) Extension

SSE3 instructions added with processors supporting Hyper-Threading Technology (HTT) and Dual-Core processors:

  • MONITOR
    Set Up Monitor Address
  • MWAIT
    Monitor Wait