The ChipList, by Adrian Offerman; The Processor Portal

Processor Selector

View: show / edit

bookmark bookmark site
bookmark permalink
Fri 13 Feb 2009, 10:53

Optical I/O Technology to prevent Multi / Many-Core Bottlenecks

On Fri 13 Feb 2009, at 10:53, Intel Software Network Graphics Feed wrote:

Optical I/O Technology to prevent Multi / Many-Core Bottlenecks
Home>> | Back to Courseware Access page >> | Back to Additional Support Material page >> | Back to Papers, Casestudies, Testimonials & Books page >> |

Optical I/O Technology for Terra-Scale Computing

Ian Young at al, Intel

The microprocessor architecture transition from multi-core to many-core will drive increased chip-to-chip I/O bandwidth demands at processor/memory interfaces and in multi-processor systems. Future architectures will require bandwidths of 200GB/s to 1.0TB/s and will bring about the era of tera-scale computing. To meet these bandwidth demands, traditional electrical interconnect techniques require increases in circuit complexity and costlier materials. However, without lower loss electrical interconnects, this method of increasing I/O bandwidth in electrical links eventually comes at the cost of reducing interconnect link length, reducing signal integrity or increasing power consumption. Optical interconnect with its terahertz bandwidth, low loss, and low cross-talk has been proposed to replace electrical interconnect between chips. This paper describes results for both near and long-term chip-to-chip optical interconnect architectures.

Download ISSCC 2009 Session 28.1 Paper >> (3 pages 1MB, Feb '09
Filed under: UniversityDeveloper CommunitiesAcademic
Source: Intel Software Network Graphics Feed
Also published by:

ChipList news channel Last Months News

ChipList developers news channel Last Months Developers News

Page viewed 3225 times since Sat 14 Feb 2009, 0:41.